

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION 1	NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/613,326	i	07/03/2003	Daniel M. Kinzer	IR-2541 DIV	4283
2352	7590	11/15/2006		EXAMINER	
		FABER GERB & S	NADAV, ORI		
1180 AVENUE OF THE AMERICAS NEW YORK, NY 100368403				ART UNIT	PAPER NUMBER
	·			2811	
				DATE MAIL ED: 11/15/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/613,326	KINZER ET AL.					
Office Action Summary	Examiner	Art Unit					
	Ori Nadav	2811					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1) Responsive to communication(s) filed o	n <u>31 August 2006</u> .						
2a) This action is FINAL. 2b)	☑ This action is non-final.						
3) Since this application is in condition for	allowance except for formal matters	, prosecution as to the merits is					
closed in accordance with the practice to	ınder <i>Ex parte Quayl</i> e, 1935 C.D. 1	1, 453 O.G. 213.					
Disposition of Claims							
4)⊠ Claim(s) <u>1,3-5,8-10,12,14-17,19 and 27-29</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5)☐ Claim(s) is/are allowed.							
6) Claim(s) 1,3-5,8-10,12,14-17,19 and 27	6)⊠ Claim(s) <u>1,3-5,8-10,12,14-17,19 and 27-29</u> is/are rejected.						
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction	8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers							
9) The specification is objected to by the Examiner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No.							
3. Copies of the certified copies of the priority documents have been received in this National Stage							
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)		mary (PTO-413) ail Date					
2) Notice of Draftsperson's Patent Drawing Review (PTO-5) Information Disclosure Statement(s) (PTO/SB/08)		mal Patent Application					
Paper No(s)/Mail Date	6) Other:	•					
U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06)	Office Action Summary	Part of Paper No./Mail Date 20061113					

DETAILED ACTION

Claim Objections

Claims 1 and 12 are objected to because of the following informalities: The term "form" in lines 5 and 4 of claims 1 and 12, respectively, should read "from". Appropriate correction is required.

Drawings

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, first, second and third coplanar metallized layers comprising source, drain and gate electrodes respectively, as recited in claims 1 and 12, and a bottom metallized layer being substantially thicker than all of the first and second metallized layers, as recited in claim 5, must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering

of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Page 3

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1, 3-5, 8-10, 12, 14-17, 19 and 27-29 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. There is no support in the drawings and there is no adequate description in the disclosure for the claimed limitations of first, second and third coplanar metallized layers comprising source, drain and gate electrodes respectively, wherein a current path from said source electrode to said drain electrode includes a vertical component which is generally perpendicular to said first major surface, as recited in claims 1 and 12.

Application/Control Number: 10/613,326

Art Unit: 2811

There is no support in the specification for one P region and at least one N region in the wafer which meet at a PN junction within the silicon wafer, wherein first and second coplanar, laterally spaced and metallized layers formed on the first major surface and insulated from one another are connected to the P region and the N region respectively, as recited in claims 1 and 12.

There is no support in the drawings and there is no adequate description in the disclosure for the claimed limitations of first, second coplanar metallized layers comprising source and drain electrodes respectively, wherein the current path from said first conductive electrode to said second conductive electrode having a vertical component which is generally perpendicular to said first surface, as recited in claim 27.

There is no support in the specification a high conductivity element located outside said region of one conductivity type, as recited in claim 27.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1, 3-5, 8-10, 12, 14-17, 19 and 27-29 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The claimed limitations of first, second and third coplanar metallized layers comprising source, drain and gate electrodes respectively, wherein a current path from said source electrode to said drain electrode includes a vertical component which is generally perpendicular to said first major surface, as recited in claims 1 and 12, and

first and second coplanar metallized layers comprising source and drain electrodes respectively, wherein the current path from said first conductive electrode to said second conductive electrode having a vertical component which is generally perpendicular to said first surface, as recited in claim 27, are unclear as to how the respective electrodes can be coplanar to a first major surface, and at the same time have a vertical component which is generally perpendicular to said first major surface.

Page 5

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3-5, 8-10, 12, 14-17, 19 and 27-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakagawa et al. (5,105,243) in view of Coe et al. (5,128,730) and Rinne et al. (6,117,299).

Regarding claims 1, 12, 14 and 27, Nakagawa et al. teach in figure 2 and related text a semiconductor device comprising a silicon wafer having parallel first and second major surfaces; at least one P region 16 and at least one N region 10 in the wafer which meet at a PN junction within the silicon wafer; first 24 and second 26 coplanar, laterally spaced and electrode layers formed on the first major surface and insulated form one

another and connected to the P region and the N region respectively; a bottom electrode layer 14 extending across the second major surface; and

a third electrode layer 22 atop the first major surface which is coplanar with and laterally spaced from the first and second layers; the first, second and third layers comprising source, drain and gate electrodes respectively of a MOS gated device.

Nakagawa et al. do not teach using the device in a flip chip, wherein the electrodes comprise metal,

wherein a current path from said source electrode to said drain electrode includes a vertical component which is generally perpendicular to said first major surface (since Nakagawa et al. teach an electrode 14 located on the second major surface of the device).

Coe et al. teach electrodes comprise metal.

Rinne et al. teach in figure 3 and related text a flip chip.

It would have been obvious to one having ordinary skill in the art at the time the invention was made use Nakagawa et al.'s device in a flip chip, wherein the electrodes comprise metal, in order to use the device in an application which require flip chip and in order to improve the conductivity of the device by using conventional material, respectively.

Regarding claims 27 and 28, Nakagawa et al. teach in figures 6-8 and related text a high conductivity element sinker located outside said region of one conductivity type and has higher conductivity than said body region.

Regarding claims 12 and 3, 4, 9-10, 16, Rinne et al. teach in figure 3 and related text a plurality of contact bumps connected to each of said first and second metallized layers; said plurality of contact bumps connected to said first metallized layer being aligned along a first straight row; said plurality of contact bumps connected to the second metallized layer being aligned along a second straight row parallel to the first straight row. It would have been obvious to one having ordinary skill in the art at the time the invention was made to connect each of said first and second metallized layers in Nakagawa et al.'s device to a plurality of contact bumps wherein said plurality of contact bumps connected to said first metallized layer being aligned along a first straight row, and said plurality of contact bumps connected to the second metallized layer being aligned along a second straight row parallel to the first straight row, in order to operate the device in its intended use by providing economical external connections to the device.

Regarding claims 5, 8 and 15, prior art does not state that the bottom metallized layer is substantially thicker than all of the first and second metallized layers. It would have been obvious to one having ordinary skill in the art at the time the invention was made for the bottom metallized layer is substantially thicker than all of the first and second metallized layers, in order to improve the thermal conduction of the device. It has been held that discovering an optimum value of a result effective variable of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPA 215 (CCPA 1980).

Regarding claims 17 and 19, Nakagawa et al. teach in figure 2 and related text a silicon wafer is a rectangular wafer having an area defined by a given length and a given width, the length being greater than the width. Prior art's device comprises said first and second rows of bumps being parallel to one another and being symmetric about a diagonal line across the wafer.

Regarding claim 29, Nakagawa et al. do not teach said high conductivity element is a metallic material residing in a trench formed in said body of said die. It would have been obvious to one having ordinary skill in the art at the time the invention was made to use a high conductivity element being a metallic material residing in a trench formed in said body of said die in Nakagawa et al.'s device in order to have better control over conductivity and the electrical characteristics of the high conductivity element.

Response to Arguments

Applicant argues that there is support in the specification for the claimed limitations, as recited in claims 1, 12 and 27, because the subject matter of the rejected claims was disclosed in the parent application.

The fact that the subject matter of the rejected claims was disclosed in the original claims in the parent application does not mean that there is support in the drawings and there is adequate description in the disclosure for the claimed limitations, as recited in claims 1, 12 and 27.

Application/Control Number: 10/613,326

Art Unit: 2811

Page 9

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ori Nadav whose telephone number is 571-272-1660. The examiner can normally be reached between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on 571-272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

O.N. 11/13/06

ORI NADAV
PRIMARY EXAMINER
TECHNOLOGY CENTER 2800

the Nat